Efficient Configuration for a Scalable Spiking Neural Network Platform by means of a Synchronous Address Event Representation bus

Similar Items

• Zapata, Mireya; Balaji, Upasana Madrenas, Jordi. (2018) PSoC-Based Real-Time Data Acquisition for a Scalable Spiking Neural Network Hardware Architecture

• Madrena, Jordi; Zapata, Mireya Fernández, Daniel Sánchez-Chiva, Josep María Valle, Juan Mata-Hernández, Diana Oltra, Josep Cosp-Vilella, Jordi Sato, Shigeo. (2020) Towards efficient and adaptive cyber physical spiking neural integrated systems

• Zapata, Mireya; Madrenas, Jordi Alvarez, Jorge. (2020) Axonal Delay Controller for Spiking Neural Networks Based on FPGA

• Arévalo Checa, Adriana Monstserrat; (2020) Dual mode logic – high speed and energy efficient address decoder

• Oltra-Oltra, Josep; Vallejo, Bernardo Madrenas, Jordi Mata-Hernández, Diana Zapata, Mireya Sato, Shigeo. (2021) Hardware-software co-design for efficient and scalable real-time emulation of SNNs on the edge